Reducing the Branch Penalty of Mispredicted Short Forward Branches

Many new high-performance microprocessor designs are incorporating much shorter clocks, deeper pipelines and increased support for multiple instruction issue. The complexities of superscalar issue, however, often require the addition of extra pipeline stages before the exe- cution stage. Having multi-cycle decode and issue stages intensies the problem of pipeline bubbles ..