A Partitioned Translation Lookaside Buffer Approach to Reducing Address Bandwidth

This paper presents a simple modication of a computing system s virtual memory hardware that can sharply reduce the number of pins required to transmit address information between a single chip processor and off-chip memory. By partitioning the virtual memory system s translation lookaside buffer (TLB) so that the virtual page numbers are stored in a cache on the processor chi..