频道

  • 扫一扫安装书房APP

  • 扫一扫关注微信号

yangyangnero
yangyangnero
私信
https://www.docin.com/yangyangnero
关注领域：通信/电子
他还没有介绍自己~
  • 文档 16
  • |
  • 总浏览量 2935
  • |
  • 粉丝  
yangyangnero
https://www.docin.com/yangyangnero

关注领域：通信/电子

他还没有介绍自己~

私信
yangyangnero
  • 文档 16
  • |
  • 总浏览量 2935
  • |
  • 粉丝  
主页 新鲜事 他的文档 他的收藏 豆单/专题 他的关注 他的成长 他的资料

最近上架的文档

Passive Device Verilog Models For Board And System-Level Digital Simulation 11 p
Passive Device Verilog Models For Board And System-Level Digital Simulation
Nonblocking Assignments in Verilog Synthesis, Coding Styles That Kill 23 p
Nonblocking Assignments in Verilog Synthesis, Coding Styles That Kill
New Verilog-2001 Techniques for Creating Parameterized Models 10 p
New Verilog-2001 Techniques for Creating Parameterized Models
full_case parallel_case, the Evil Twins of Verilog Synthesis 20 p
full_case parallel_case, the Evil Twins of Verilog Synthesis
fsm_perl, A Script to Generate RTL Code for State Machines and Synopsys Synthesis Scripts 20 p
fsm_perl, A Script to Generate RTL Code for State Machines and Synopsys Synthesis Scripts
Correct Methods For Adding Delays To Verilog Behavioral Models 8 p
Correct Methods For Adding Delays To Verilog Behavioral Models
Coding And Scripting Techniques For FSM Designs With Synthesis-Optimized, Glitch-Free Outputs 13 p
Coding And Scripting Techniques For FSM Designs With Synthesis-Optimized, Glitch-Free Outputs
Asynchronous & Synchronous Reset Design Techniques 38 p
Asynchronous & Synchronous Reset Design Techniques
查看全部>>

他的勋章

更多
初涉豆丁
初露锋芒
全勤新人
全勤模范
转帖新人
分享新人
分享模范